




F16. 4


F16.5









F/G. 8




F/G. 9






F/G. 11



2800



F/G. 13

5000

```
Global
                                                                            5010
  InitVoltage 0.5 V;
                            # Required. Initial voltage on all
                            # wires.
# Optional. For drive conflict in
  RecoveryRate 2.5 V/nS;
                            # analog signals.
# Module Emulator.
EMUModule "module1"
                          # Module DLL.
  Waveform
                          # Optional. Resource declaration.
    Step 1-32, 35;
                          # Step type waveforms on channels 1 thru 32
                          # channel 35.
    Analog 33, 34;
                          # Analog waveform on channels 33 and 34.
                          # Declares the GBUS Port for this module.
  Port 1
                          # Required. Should match setting in
    Serial Number 1;
                          # Module Configuration File.
# Required. Should match setting in
    ProductRevision 1:
                          # Module Configuration File.
                          # To be passed to DLL.
    Params
                                                                            5020
             "param1";
"abc";
      test
      key
  Port 8
                          # Optional. Designate Logical Port to use
    LogicalPort 3;
                          # in offline configuration file.
                          # Default is the GBUS port.
    SerialNumber 2;
    ProductRevision 1;
    Params
                          # To be passed to DLL.
             "param1";
      test
             "abc":
      key
```

5000

```
# Module Emulator
EMUModule "module2"
{
    Waveform
    {
        Step 1-32;
    }
    Port 2
    {
        SerialNumber 1;
        ProductRevision 1;
    }
}

# Module Emulator
EMUModule "dps"
{
    Waveform
    {
        Slew 1-32 @ 2.0 V / nS; # The slew rate is required # for all slewing waveforms.
    }
    Port 4
    {
        SerialNumber 1;
        ProductRevision 1;
    }
}
```

F/G. 15

<u>5100</u>


```
Global
                                                                                                      5110
   RegSelect "PatTraceSel"; # Pattern Tracing - Name of OASIS
# Simulated Register Selection File.
DUTModel "DUT1Sim"
   Waveform
      Step 1-32;
   DUT 1
      Params
                           "param1Value";
"param2Value";
         param1Name
param2Name
      PinConnections
         L3. 1
L3. 2
L3. 3
                             1.0 nS;
1.0 nS;
                                                                                                      5120
                    8
2
7
3
6
4
5
9
16
10
                             1.0 nS;
                             1.0 nS;
                             1.0 nS;
                             1.0 nS;
                             1.0 nS;
                             1.0 nS;
                             1.0 nS;
         L3. 10
L3. 11
                             1.0 nS;
                             1.0 nS;
         L3. 12
L3. 13
                    15
                             1.0 nS;
                    11
                             1.0 nS;
         L3. 14
L3. 15
L3. 16
                   14
12
13
                             1.0 nS;
                             1.0 nS;
                             1.0 nS;
```

FIG. 16

F/G. 17

5200 SimComponent -m_time:Time=0 -m_slot:unsigned int #m_engine:SimEngine* +createDomain():SimEvent::Domain_t
+registerDomain(in domain:SimEvent::Domain_t, in chan_id:const SimChanID&)
+releaseDomain(in domain:SimEvent::Domain_t, in chan_id:const SimChanID&)
+getDomain(in domain:SimEvent::Domain_t):SimDomain
+registerEvent(in event:const SimEvent&)
+registerEvent(in event:const SimEvent&, in t:const Time&) +raiseEvent(in event const SimEvent&) ThirdPartyModule +getChannel(in chan_id:const SimChanID&):SimChannel* SimComponentStepped +i̇̃nitialize() +setBaseAddress(in index:unsigned int, in base:unsigned int) +getBaseAddress(in index:unsigned int, out base:unsigned int*)
+getModuleIDs(out vendorID:unsigned int*, out moduleID:unsigned int*) +setBusNumber(in number:unsigned int) +clearInterrupt() +lockInterrupt() +unlockInterrupt() +read(in addr:unsigned int, outdata:unsigned int*)
+write(in addr:unsigned int, in data:unsigned int) +handleEvent(in event:const SimEvent&) +handleEvent(in event:const SimEvent&, in t:const Time&) +initEvents() +initLoadEvents() ThirdPartyDUT +getChannel(in chan_id:const SimChanID&):SimChannel* +run(in start:const Time&, in end:const Time&) +handleISVM(in chan_id:const SimChanID&, in i:const Current&):Voltage +handleVSIM(in chan_id:const SimChanID&, in v:const Voltage&):Current +handleVSVM(in chan_id:const SimChanID&, in v:const Voltage&):Voltage

F/G. 18



F/G. 19

ThirdPartyModule	• 0.
+handleEvent(in event:const SimEvent&) +handleEvent(in event:const SimEvent&, in t:const Time&)	
SimEventMgr	
-m_domain:unsigned char -m_cspace:SimChan1D::ChannelSpace_t -m_unitLogical1D:signed long	
+SimEventMgr(in domain10::const OFGString&, in unitLogical10:unsigned long.in cspace:SimChan10::ChannelSpace_t) +makeReadEvent(in event:SimEvent::LocalGode t):SimEvent	anID∷ChannelSpace_t)
+makeReadEvent(in chan:SimChanlD, in event:SimEvent::LocalCode_t):SimEvent +makeReadDomainEvent(in dmain:DomainlD_t, in code:SimEvent::LocalCode_t):SimEvent	
imakemriteEvent(in event.Sim⊑ventLocaloode_L).Sim⊑vent +makeWriteEvent(in chan:SimChanID,in event:SimEvent::LocalCode_t):SimEvent +makeWriteDomainEvent(in domain:DomainID t.in code:SimEvent::LocalCode t):SimEvent	-
<pre>+makeSysEvent(in event:SimEvent::SysCode_t):SimEvent +makeAsyncEvent(in Sernum:SerialNum_t, in event:SimEvent::LocalCode_t):SimEvent +makeDomainEvent(in domain:DomainID_t, in code:SimEvent::LocalCode_t):SimEvent +:sMyEvent():bool</pre>	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	

SimEvent
+isSysEvent():bool
+isAsyncEvent():bool
+isReadEvent():bool
+isMriteEvent():bool
+isWriteEvent():bool
+isOmainEvent():bool
+isChannelEvent():bool
+getSerialNumber():SimEvent::SerialNumber_t
+getChan():SimEvent::Domain_t
+getChan():SimEvent::LocalCode_t
+getCode():SimEvent::LocalCode_t
+getSysCode():SimEvent::LocalCode_t
+getSysCode():SimEvent::SysCode_t
+humArgs():unsigned int
+pushArg(in arg:int)

F/G. 20

```
#include "OAI/sim/SimComponent.h"
#include "OAI/sim/SimChannel.h"
#include "OAI/sim/SimChanID.h"
#include "OAI/OFC/OFCString.h"
class MyBaseModule : public OASIS::SimComponent
public:
     ′constructor
  MyBaseModule(unsigned int sernum, unsigned int prodrev,
                    unsigned int port);
   // channel access
  OASIS::SimChannel* getChannel(const OASIS::SimChanID& chan_id);
  // do nothing for these initialization steps
void initialize() { }
  void initLoadEvents() { }
  unsigned int getSerialNumber() { return m_sernum; }
unsigned int getProductRevision() { return m_prodrev; }
  // bus I/0
  void setBaseAddress(unsigned int index, unsigned int base);
  void getBaseAddress(unsigned int index, unsigned int* base);
void getModuleIDs(unsigned int* vendorID, unsigned int* moduleID);
void setBusNumber(unsigned int number);
  void clearInterrupt();
  void lockInterrupt():
  void unlockInterrupt();
  ClassCode_t getClassCode():
  void read (unsigned int addr, unsigned int* data);
  void write(unsigned int addr, unsigned int data);
  // pattern tracing features (unimplemented)
void poll(unsigned int&, Time& t, unsigned int) { }
void poll(unsigned __int64&, Time& t, unsigned int) {
void poll(unsigned double&, Time& t, unsigned int) { }
}
  void poll(unsigned OFCString&, Time& t, unsigned int) { }
protected:
   // internal types
  typedef unsigned int port_t;
  typedef unsigned int reg_t;
typedef unsigned char vector_t;
  typedef unsigned char vecaddr_t
      internal data
  OASIS::SimChannel
                                     m_channels[8];
  reg_t
                                     m_sernum:
                                     m_prodrev:
  reg_t
  port_t
                                     m_port:
  reg_t
                                     m_base;
  reg_t
                                     m_period:
                                     m_edges[8];
  reg_t
  reg_t
                                     m_high;
  reg_t
                                     m_low:
  vector_t
                                     m_pattern[100];
  vecaddr_t
OASIS::SimEventMgr
                                     m_patPtr;
                                     m_evtMgr:
  bool
                                     m_intrLock:
```

FIG. 22

```
#include "MyBaseModule.h" // base class header
class MyStrobeModule : public MyBaseModule
public:
  // constructor
  MyStrobeModule(unsigned int sernum, unsigned int prodrev,
                  unsigned int port);
  // access to vendor/module data
  void getModuleIDs (unsigned int* vendorID, unsigned int* moduleID);
  // bus 1/0
  void read(unsigned int addr, unsigned int* data); void write(unsigned int addr, unsigned int data);
  // initialize simulation
  void initEvents();
  // handle events
  void handleEvent(const OASIS::SimEvent& event);
  void handleEvent(const OASIS::SimEvent& event, const OASIS::Time& t);
private:
  // internal types
  typedef unsigned char chanaddr_t;
  // fail vector memory
  chanaddr_t m_fcm[10];
  vecaddr_t m_fvm[10];
  reg_t
             m_failCnt;
};
```

25/28

```
void MyStrobeModule::handleEvent(const OASIS::SimEvent& event,
                                 const OASIS::Time& t)
  // t is the end of the cycle since that is the time we
  // registered for
  // compute the start of cycle since all edges are relative to it
  OASIS::Time t0 = t - m_period * 1.0e-12;
  // strobe each channel
  for (chanaddr_t c = 0; c < 8; c++)
    // make sure fail vector memory is not full
    if (m_failCnt == 10)
      return;
    // strobe the input channel
    Voltage v = m_channels[c].read(t0 + m_edges[c] * 1.0e-12);
    // test high
    if (m_pattern[m_patPtr] & 1 << c)
      // fail
      if (v < m_high * 1.0e-3)
        m_fcm[m_failCnt] = c;
        m_fvm[m_failCnt++] = m_patPtr;
    }
    // test low
    else
      // fail
      if (v > m_low * 1.0e-3)
       m_fcm[m_failCnt] = c;
        m_fvm[m_failCnt++] = m_patPtr;
    }
    // terminate the read
   m_channels[i].flush(t);
  // register for the next end of cycle
  if (m_patPtr++ < 100)
    registerEvent (m_evtMgr. makeReadEvent (STROBE_CYCLE) ,
                  t + m_period * 1.0e-12;
  }
}
```

```
#include "SimComponentStepped.h"
#include "SimChannel.h"
#include "SimChanlD.h"
#include "OASISEngTypes.h" // for Time and Voltage
class MyDUTModel : public OASIS: SimComponentStepped
public:
  // constructor
  MyDUTModel(const OASIS::Voltage& vih, const OASIS::Voltage& vil,
              const OASIS::Voltage& voh. const OASIS::Voltage& vol);
  // get channels
  SimChannel* getChannel(const OASIS::SimChanID& chan_id);
  // run method
  void run(const OASIS::Time& t0, const OASIS::Time& tf);
private:
  // channels
  OASIS::SimChannel m_inputs[8];
  OASIS::SimChannel m_outputs[8];
  // levels
  OASIS::Voltage m_vih;
  OASIS::Voltage m_vil;
  OASIS::Voltage m_voh;
  OASIS::Voltage m_vol;
  OASIS::Voltage m_vz;
};
```

```
void MyDUTModel::run(const OASIS::Time& t0, const OASIS::Time& tf)
 // loop through each wire
 for (unsigned i = 0; i < 8; i++)
    // loop through all the edges from the input channel
    for (OASIS::SimWaveformIter wf_iter
         = m_inputs[i].getWaveformIter(m_vih, m_vil, t0, tf);
         !wf_iter.end(); wf_iter.next())
     // write edges with 1 nsec delay
      switch (wf_iter.getState())
      case OASIS::SimWaveformIter::H:
        m_outputs[i].set(wf_iter.getTime() + 1.0e-9, m_voh);
      case OASIS::SimWaveformIter::L:
       m_outputs[i].set(wf_iter.getTime() + 1.0e-9, m_vol);
      case OASIS::SimWaveformIter::Z:
       m_outputs[i].set(wf_iter.getTime() + 1.0e-9, m_vz);
   // terminate write for each output channel
   m_outputs[i]. end(tf);
    // flush each input channel
   m inputs[i].flush(tf);
}
```

